A pipelined buffer includes ???N??? hardware stages, where N is a positive integer, broken down into a series of memory registers connected in series for storing a sequence (line) of data bits temporarily passed from one register to the next, as in a bucket brigade.