instruction represented by the fetched instruction-address word, (a5) said control unit further including means for producing some of said sequences in which the execution includes storing the signals (ANS) from the output lines of said arithmetic unit in the address location of memory which corresponds to the address represented by the fetched instruction-address word, (b) a logic bit manipulator