G. 9 is a block diagram of a decoder including memories used in the system of FIG. 6; [0021]FIG. 10 illustrates a memory used with the encoder and decoders of FIGS. 7 and 9. [0022]FIG. 11 is a flow diagram of a framing process in accordance with the present invention; [0023] FIGS. 12-14 are flow diagrams of subprocesses of the framing process; [0024]FIG. 15 is a block diagram of a system for perfo