The present invention relates generally to design verification systems for integrated circuits (ICs) and more particularly to the use of hardware-based functional verification systems such as hardware logic emulation or simulation acceleration systems for detecting and analyzing peak power windows.