That is, the process yield can beimproved by allowing less stringent process rules and variation for types of IP and circuits that have lower performance/timing requirements and more stringent process rules for types of IP and circuits that have higher performance/timing requirements.