The apparatus in accordance with claim 17 wherein:said bus state machine further includes third logic operative upon a condition that m=1 and n is a positive integer, for transferring data from said internal bus to said units on every internal clock edge and for transferring data from said units to said external bus at the point in time that said internal clock and said external clock are aligned;