The semiconductor memory according to claim 3, wherein said threshold level of each memory cell is placed in one of four areas including an erase area, a first storing area, a second storing area, and a third storing area to store at least four-value information in said memory cell,wherein said first storing area is located between said erase area and said second storing area, and said second stor