There is still yet further provided a semiconductor integrated circuit chip including (a) a semiconductor substrate, (b) an insulating film formed on the semiconductor substrate, (c) N timing pulse signal lines each of which is formed of a common metal wiring layer and from which clock skew is generated wherein N is a positive integer equal to or greater than two, (d) an internal circuit to which