The data transfer auxiliary memory row selecting line generating circuit 280 shown in FIG. 8 is a circuit which, in order to solve the problem described above, in the case in which data is transferred from the auxiliary memory memory cell 120 to the sense amplifier circuit 174 of the main memory unit 101, or in the case in which data is incorporated from the sense amplifier circuits 174 of main me