In such memory, an odd address cell array is provided with an odd address redundant cell array, and an even... 422 6539470 Instruction decode unit producing instruction operand information in the order in which the operands are identified, and systems including same An instruction decode unit is described including circuitry coupled to receive an instruction.