FIG. 1B is a conceptual circuit diagram showing a second modification of the first embodiment of the pattern generating apparatus, in which the elements of a plurality of decoders are used in common from the hardware stand-point, without separating the decoders perfectly;