FIG. 2A is a circuit diagram of the basic part of the memory array of multivalued NAND flash memories involved in the typical mode of the embodiments of this invention and FIG. 2B is a circuit diagram of the multivalued NAND flash memory which is the typical mode of the embodiments of this invention.