FIG. 2A is a schematic diagram showing a second embodiment of a memory cell of the invention, FIG. 2B is an equivalent circuit of a basic unit in FIG. 2A, FIG. 2C shows another equivalent circuit of the basic unit in FIG. 2A, and FIG. 2D shows still another equivalent circuit of the basic unit in FIG. 2A;