e register adapted to provide internal scan test directions to said output control circuit when said TAP controller internal scan test system is operating in internal scan test mode; a TAP state machine coupled to said internal scan observe register, said TAP state machine adapted to control the state of said test access port (TAP) controller system; a bypass register coupled to said TAP state mac