es N external data I/O pins and N internal data I/O pads, respectively, where N is a positive integer; and M pairs of external first and second output power pins respectively coupled to M pairs of internal first and second output power pads to provide for separately powered and thereby electrically decoupled M pairs of internal first and second output power pads, wherein each of said M pairs of ex