Moreover, the fixed phase relationship between the slave transmit clock and data may be different from the fixed phase relationship between the master transmit clock and data. [0031] Slave Device [0032]FIG. 4 is a block diagram of a slave device 33 according to one embodiment.