Briefly, the present invention is a technique for automatically preparing a test program such as for a memory integrated circuit (IC) in which graphic indications of the logic states for a set of test signals over a series of cycles are combined with graphic indications of test cycle repetition parameters.