a logic inverter having an input terminal and an output terminal wherein said input terminal is an input terminal of said non-inverting two-stage CMOS circuit; a CMOS inverter having an input terminal and an output terminal wherein said input terminal of said CMOS inverter is connected to said output terminal of said logic inverter and wherein said output terminal of said CMOS inverter is an outpu