an row registers, the configuration information including information which indicates a number of bits in each scan row register; and, (b) generating, by the self-test processor, control signals which control the built-in self-testing of the circuit, the control signals including signals which control data transfer to the scan row register, the control signals being based on the configuration info