a plurality of saturation circuits arranged in parallel, each saturation circuit having an input for receiving an n-bit data unit including a highest order bit, where n is a positive integer and including a saturation control signal generation circuit, the saturation control signal generation circuit including an AND circuit for logically ANDing a highest order bit included in said n-bit data unit