In the column including a memory cell whose erase state is insufficient, at least one of the nodes N1, N2, . . . is set to ???H???, at least one of the n-channel MOS transistors QNL9, QNL10, . . . is turned ON, and VRT is lowered from the precharged voltage.