doped channel regions therebetween, forming a tunnel oxide layer over said substrate including said trenches, forming a blanket thick floating gate layer of doped polysilicon over said tunnel oxide layer filling said trenches and extending above said trenches, etching said floating gate layer down below the top of said trenches, forming an interelectrode dielectric layer over said floating gate l