Although the embodiments described herein refer mainly to configurations in which the different bits that are mapped to a given memory cell belong to different logical pages, the methods and systems described herein are not limited to such configurations.