A memory cell comprising a transistor that includes a body region configured to be electrically floating and a source region and a drain region adjacent the body region, wherein the source region or the drain region is coupled to a read-bit line of data sense circuitry, the transistor including a gate partially disposed over the body region so that at least one lateral boundary of the body region