A multiple electronic fuse bank structure for an integrated circuit device comprising one or more parallel connected fuse devices, each said fuse device comprising: a semiconductor substrate having at least one conductive interconnect level including a conductor and an interlevel dielectric; and an air gap formed within said interlevel dielectric and beneath said conductor, said gap acting to redu