FIG. 2A is a circuit diagram illustrating a clock generation circuit of a data retiming circuit according to the present invention, and FIG. 2B is a circuit diagram illustrating a clock selection circuit of a data retiming circuit according to the present invention.