The present disclosure provides methods for scheduling the testing of multiple cores embedded in an integrated circuit such as a SOC. Using the disclosed methods, multiple cores can be concurrently tested, thus maximizing the utilization of test resources and minimizing the test application time.