The chipset of claim 1 wherein the second open-drained circuit is a transistor including a gate controlled by the second indicator module, a drain having a first end for receiving a high voltage and a second end coupled to the first signal port, and a source having an end for receiving a low voltage.