Other circuitry for accessing a memory cell in the memory array 52, such as row and address decoders, input/output buffers and sense amplifiers are located in the block I/O circuitry 56, central regions 60 and 62 and other positions on the memory device 50 as needed.