FIG. 4B is a timing diagram illustrating an operation of the sampling clock generator 240 shown in FIG. 4A. Referring to FIGS. 4A and 4B, it will be described how the sampling clock generator 240 receives the plurality of delayed clock control signals M0??? to M3??? and then supplies the plurality of sampling clock signals SCLK0 to SCLK3.