A computer system comprising:processor subsystem having an external cache memory and associated cache tags; and memory interconnect including a mechanism for invalidating a data block in the external cache memory, the memory interconnect further being separate from the processor subsystem, wherein the memory interconnect invalidates the data block in response to an invalidate advisory (IVA) indica