cuit timing constraints, the circuit including a plurality of cells, the system including a processor and a memory, the system comprising:an input device, coupled to the memory for inputting the design data and circuit timing constraints; an output device, coupled to the processor and to the memory for outputting circuit layout information; and a computer readable storage medium comprising:(a) cod