A computer program product, for a computer system including a processor and a memory, for determining a timing model for a logical block within a circuit, the memory having gate-level design data, including a plurality of cells and a plurality of nets for the logical block, and timing models for each of the plurality of cells, and circuit timing constraints, the computer program product comprising