The ability to fabricate silicon carriers with high yield and low defect density can be problematic using conventional methods depending on, e.g., the size and geometry of the target vias (aspect ratio, width, pitch), the types of materials and/or processes used to line and fill the via holes, and the order of the processing steps, etc.