Accordingly, in operations other than the erase operation, the potential of the signal line 22 (see FIG. 15) arranged on the memory cell array in the unselected memory cell blocks becomes the ground potential Vss, and the potentials of the select gate lines SG1 and SG2 in the unselected memory cell block become the ground potential Vss, as well.