In an alternative embodiment, the test component is a bus interconnect test component operable to issue as the test sequence signals to be generated by the bus interconnect itself, and the constraint attributes define allowable signal values for the corresponding region.