For permitting the variation of the number r of multiplication, the lower-order counter 11 b is configured so that, when the number r is set to 2n (n is a positive integer), the n-th bit from the most significant bit is defined to the least significant bit in the count-up operation in response to each leading edge of the multiplication clock signal.