A ferroelectric integrated circuit comprising:a semiconducting substrate having a transistor source region and a transistor drain region; a transistor formed on said substrate, said transistor including a gate operably positioned between said source region and said drain region; an insulating layer overlying said transistor gate and at least a portion of said substrate; a ferroelectric capacitor i