When making electrical connection between chips by a through plug, there does not apply the above described restriction, and a structure shown in FIG. 1C, for example, can be applied, thus making it possible to apply various stacking methods as described previously based on specifications except a chip size.