| http://www.w3.org/ns/prov#value | - The CPU 2 is connected, via a bus 7, to the controlled system, to the ROM 3 which stores system programs for controlling the operation halting and resuming circuit, and to the RAM 4 which retains the work area for executing the above system programs and which stores the data from the program counter of the CPU 2 and other data when the supply voltage drops.
|
