| http://www.w3.org/ns/prov#value | - The switching apparatus according to claim 1 wherein said plurality of switch inputs and switch outputs, said requested communication path, and said simultaneously active requested communication paths each comprise N data paths for transmitting N data message bits in parallel at each cycle of the clock signal, where N is a positive integer greater than one.
|
