| http://www.w3.org/ns/prov#value | - The ADC of claim 5 wherein the ADC requires N???1 clock cycles to process an analog signal sample, where N is a number of the subrange blocks, each subrange block requires one clock cycle to produce its output and the sample and hold device requires one clock cycle to sample.
|
