| http://www.w3.org/ns/prov#value | - This invention relates to semiconductor memory devices, and more particularly to semiconductor memory devices, in which the speed grade of synchronous DRAM, synchronous SRAM, etc. synchronized to an external clock is improved when the Column Address Strobe (CAS) latency is 2.
|
