| http://www.w3.org/ns/prov#value | - ving a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set; each first code instruction having a corresponding granular sequence of second code instructions wherein said second code instructions include at least two groups of said second code instructions, said two groups including a first group and a second
|
