| http://www.w3.org/ns/prov#value | - one another and wherein the last stage is an execution cycle, each of said instructions having an address portion, said systems including register means to be loaded with an execution result in response to an instruction, and memory means having a
|