| http://www.w3.org/ns/prov#value | - od for two step memory write operationsUS7197611Feb 15, 2005Mar 27, 2007Rambus Inc.Integrated circuit memory device having write latency functionUS7320082Dec 18, 2003Jan 15, 2008Rambus Inc.Power control system for synchronous memory deviceUS7571330 *May 25, 2005Aug 4, 2009Rambus Inc.System and module including a memory device having a power down modeUS7574616 *Sep 17, 2004Aug 11, 2009Rambus Inc.Me
|
