http://www.w3.org/ns/prov#value | - one processor device having at least one associated cache, each processor device and each associated cache being external to the bounded region; providing on the inside periphery of the bounded region at least two memory channel interface units; coupling each memory channel interface unit to a respective memory subsystem, each memory subsystem including at least one memory device; providing on the
|