| http://www.w3.org/ns/prov#value | - Conversely, if there is an error, the process goes onto SC11 where the design constraint information is corrected (design constraint information correction step), thereby returning to the design constraint step In a function verification step SC7, the function and timing of the logic circuit are verified in the functional diagram based on the information on the functional diagram generated in the
|
