| http://www.w3.org/ns/prov#value | - o said duty cycle data and said frequency responsive to said counter output, said control circuit including a comparator having a first multibit input coupled to receive said duty cycle data from said register and a second multibit input coupled to receive said multi-bit output of said counter; and a logic circuit coupled to the output of said power management circuit to produce a single logic lev
|
