| http://www.w3.org/ns/prov#value | - The cache memory may itself occupy levels, including a first level that is resident as part of the processing device's integrated circuit (on-chip), and a second level that is not on-chip but may be inside the processing device's package or otherwise closely coupled to such device.
|
